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Abstract: The fault coverage obtained by a set of test 
patterns is usually determined by expensive fault simula- 
tion. Even using fault dropping techniques fault simula- 
tion provides more information than actually needed. For 
each fault the pattem is determined which detects this fault 
first. This is mainly redundant information if diagnosis is 
not required. We can dispense with this high resolution 
and restrict our interest on the set of faults which is detec- 
ted by a set of patterns. It is shown theoretically and prac- 
tically that this information is obtainable in an highly ef- 
ficient way. 
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1.  Introduction 
Fault simulation is among the most expensive tasks in 
circuit design. Its average computing time depends on the 
size of the circuit, the average size of the list of faults to 
be simulated and the number of patterns. In summary the 
average complexity of fault simulation tums out to be 
between quadratical and cubical [8]. Hence many techni- 
ques to improve the efficiency of fault simulation were 
presented during the last years. They are primarily based 
on structural analysis to avoid unnecessary computations 
(e.g. [lo, 1, 13, 121) and on Parallel Pattern Single Fault 
Propagation (PPSFP) for exploiting the parallelism of ge- 
neral purpose computers [4, 171. 
Compared with classical methods as parallel, deductive or 
concurrent fault simulation [14,3,16], innovative techni- 
ques may be up to 1.0oO or 10.000 times faster, but si- 
mulating a single pattern still has a quadratical worst case 
complexity [ 131. Complexity analysis shows that there is 
no hope for linear time fault simulation [91. Hence many 
approximate techniques, which are divided into optimistic 
and pessimistic methods, were proposed to accelerate the 
evaluation of test sets (e.g. C5.2, 111). 
For fault f and input pattem t let the detectability d&) be 
computed by an approximate simulator. A method will be 
called optimistic, if d&) = 0 implies that fault f is not de- 
tectable by pattern t. It will be called pessimistic, if ddt) = 
1 implies that fault f is detected by pattern t. Exact fault 
simulation is optimistic as well as pessimistic, the "Fast 
Fault Grading" method proposed by [5] is optimistic, and 
"Critical Path Tracing" [2] is pessimistic. Unfortunately 
the latter method has also polynomial complexity with a 
degree larger than 1 [9]. 
In the following section we present a technique to com- 
pute a pessimistic measure e&) and an optimistic measure 
1 ndt) for all the faults by a single pass through the cir- 
cuit with complexity O(N In N). Hence ndt) = 1 implies 
that fault f is not detectable by pattern t. Another optimi- 
stic lihear time algorithm for identifying a subset of the 
undetectable faults was also presented in [Kris90]. Figurc 
1 illustrates how the set F of faults is partitioned by thc 
two measures edt) and nf(t). As an abbreviation we use 
the variable udt) := -e&) A -.nAt) for indicating that no 
information is achieved. 
1 
faults undetectablc by t faults detected by t 1 
no information 
Figure 1: 
The partition U(t) U N(t) U E(t) = F can be obtained vcry 
efficiently. The algorithm for computing these measurcs 
is called Test Set Evaluation (TEVA), and is presentcd in 
section 2. In section 3 we explain how to evaluate a sct of 
test patterns by this algorithm. After applying a number 
of patterns to TEVA all faults of E(t) can be droppcd and 
we switch to an exact simulator. For the patterns alrcady 
applied to TEVA we only have to simulate the faults of 
U(t), for the following patterns we have to simulatc a l l  
faults not yet definitely detected. This way we lose thc in-  
formation about the first pattern detecting a fault, but we 
still retain the exact information about the total fault co- 
verage. Also in this section it is analyzed when to switch 
from TEVA to exact fault simulation in order to obtain 
the highest gain in efficiency. Rcsults are presented in sec- 
tion 4. 
2. Approximate Fault Simulation 
The technique presented is based on the principle or single 
path sensitizing. For each node k and input pattern t two 
values are computed, which will be called %(t) and nk(t). 
ek(t) is true if a single path from k to one of the primary 
outputs is sensitized. In this case k is definitely obscrvab- 
le. If nk(t) is true, all pathes from k to the primary o u i -  
puts are blocked, and k is definitely not observable. For 
all nodes whose values ek(t) and nk(t) are false no statc- 
ment can be made. 
In order to explain the algorithm in detail, some lornid 
notations are required. Let C be a combinational circuit 
Partition of the fault set F 
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with primary inputs I and primary outputs 0, let v be a 
node of C. The boolean function v* : (0. 1)I 4 (0.1) is 
defined by v*(t) = 1 w node v becomes logical "1" if t is 
applied. The formulas v*(t, Oi) and v*(t. li) are defined in 
a similar way, but in addition node i is set to 0 or 1, 
respectively. Iff  is a stuck-at fault so-k [or sl-k] we de- 
fine edt) = k*(t) A ek(t) [edt) = 7 k*(t) A %(t)] and ndt) 
= -, k*(t) v nk(t) [ndt) = k*(t) v nk(t)]. Hence edt) = 1 
implies definite fault detection, and n&) = 1 implies that 
fault f is undetectable. 
Let k be a node with the immediate predecessor v. The 
term 6~ (t) describes the boolean difference, it is true if 
the value of v can be observed at k. In figure 2 we have 
6 k  
h = l , a n d g = O .  S k  
a a i = 1  
C=l k=O 
d=l q=1 
€== e - 
Figure 2: Example circuit C17 
As combinational circuits can be considered as acyclic 
graphs, a path from node v to a node o is uniquely deter- 
mined by its set of nodes o(v, 0). If o(v, k) is a path 
from v to k and o(k, 0) is a path from k to 0, the formula 
o(v, k) + o(k, 0)  denotes the well-defined path from v to 
o formed by the concatenation of w(v, k) and w(k, 0). 
Jemma 1; Node v is not observable if for each output 
o E 0 and for each path o(v, 0) there is a node z E o(v, 
0) such that z*(t, lV) = z*(t, 4.). 
mL!L Seaightfmard 
A path w(v, 0) is called blocked by node Vi+ l  E o(v, 0) 
if Vi  is not observable at Vi+l ,  and all the other immediate 
predecessors k # Vi of Vi+l are independent of v, i. e. k*(t, 
4.) = k*(L 1v). 
Without loss of generality we assume a maximum fanout 
of 2 in the circuit. With the help of the following defini- 
tion we can decide whether a fanout stem is definitely not 
observable: 
Definition 1; Let g, h be two immediate successors of 
v. The two node sets Ai, A2 satisfy the blocking condi- 
tion of v if: 
1) For each output o and path ol(g, 0)  there is a bloc- 
king node in Al. 
2) For each output o and path 02(h, 0) there is a blac- 
king node in A;?. 
3) For every b E A1 n A2, the immediate predecessor 
of b in q ( g ,  0)  is also predecessor in o2(h, 0). 
Obviously the blocking condition is satisfied for A l n A  = 
0. In figure 3a) the path ol(g, 0) is blocked by A1 := (01 
and 02 (h, 0) is blocked by A2 := ( 0 ) .  too, but the bloc- 
king condition is violated due to 3), so that we cannot 
make any statement about the observability of k. 
Figure 3: Blocking condition 
In figure 3b) we have A1 := (p) and A2 := (q), i.e the 
blocking condition is satisfied and k is de f~ te ly  not ob- 
servable. 
-2 If Al. A2 satisfy the blocking condition for 
v then the set A1 U A2 contains blocking nodes for all  
paths ~ ( v ,  0)and v is not observable. 
Enafi. see [18], p. 170. 
Now we can derive a sufficient condition of definte obscr- 
vability. Under patter t E (0,l)I. a single path o(v, w) 
:= (v = vo, ..., v, = w) is sensitized if 
a) All nodes of o(v, w) have different values for v = 1 
and v = 0 vr  (t, 4.) f vr  (t, lV), i = 0, ..., n. 
b) All immediate predecessors k # Vi-1  of Vi, i = 1, .. ., 
n, outside the path have the same value for v = 1 and 
v = 0, i.e. k* (t, 4.) = k*(t, lV). 
Figure 4 illustrates the concept of single path sensitizing: 
0';- 21 i f i l J ? p - p l  
1 
Figure 4: Single path sensitizing 
If a single path f" node v to a primary output is scnsi- 
tized then v is observable, but this conclusion is not 81- 
ways true m the other direction. Finally we have: 
Let v be a fanout stem with the immcdiaie 
succxssas g and h, i. e. there are edges el := (v, g) and 
:= (v, h). Let a path o(g, 0)  be sensitized and lct - 
6v - 
1. Let N[el] be a set of nodes such that for each path 
01 := (v,g, ..., p) Q (v, g) + w(g, 0 )  with somc p E 
a@, 0)  there is a blocking node b E N[ell, b f p. Let 
N [ a  be analogously defined for all paths (v, h, ..., 0). 
If N[ell n N[ed = 0 and N[e2] n o(g, 0) = PI then (v, g) 
+ o(g, 0) is a sensitized single path. Additionally N[v] := 
N[ell U N[e2] contains blocking nodes for all paths T(\:, 
p) cz (v, g) + o(g, 0) with some p E (v, g) + o(g, 0). 
Roof: see [181, p. 170. 
Lemma 3 gives us a means for deciding whether a single 
path starting from a fanout stem is sensitized. The com- 
plexity of this decision is in the order of the cardinalities 
of the sets N. 
We clarify lemma 3 with the help of the example circuit 
of figure 2. If we want to compute the observability of the 
fanout stem c. the two sets NIe11 (el := c, f )  and N[ql 
(e2 := c, k) have to be determined. We set N[e11 := 0 and 
N[ed := (h, i) , and the path o(f, i) is sensitized. Because 
of N[e2] n o(f, i) # 0, the condition of single path 
sensitizing is not satisfied and we cannot make any 
statement about the observability of k. 
The approximate simulation algorithm TEVA consists of 
two steps. First the fanout-free regions are processed by 
finding out if the path from node k to the next fanout 
stem or primary output, which is called v(k), is sensitized. 
In this case e’k is true; if k is a fanout stem or primary 
output by itself, i. e. k = v Q ,  formula elk is true, too. 
Case 1) v(k) = k Set e’k = 1. 
Case 2) Set elk = - A  ek2, where 
During the second step the whole circuit is processed by 
calculating ek and nk for each node. Whithin fanout-free 
regions and for primary outputs this is straightforward 
Case 1) k is a primary output: Set ek = 1; nk = 0. 
Case2) k is inside a fanout-free region: Set 
ek = e‘k A nk = e’k v nvgE). 
6 k2 
6 k  v Q  # k 
k2 is the successor of k. 
case 3) 
In order to compute a and nk for fanout stems we have to 
determine the already introduced set NF]  which contains 
the blocking nodes and a set called SF]. If ek is me, SBI 
will contain all the nodes of the sensitized path from k to 
a primary output of the circuit, otherwise S&1 is empty. 
The successors of fanout stems are divided into indepen- 
dent and dependent successors. If there are reconvergent 
paths to the same primary output, they are called 
dependent and we apply lemma 3. Otherwise there are no 
reconvergencies and all paths starting at the two 
successors lead to disjoint primary outputs. 
Before processing fanout stem k, we first have to deter- 
mine the two values e and n and the set N for the two ed- 
ges leading from that fanout stem to his immediate suc- 
cessors g and h We define eg, k = heg and ng, k= lSk s_g 
v ng. If ( elg A 2) = 0 we set Nlk, gl := (k‘), where k’ 
is the node of path w(g, v(g)) nearest to k, else we set 
N[k, g] := N[v(g)]. 
After processing the edge (k, h) the same way, we can de- 
termine the observability of k as shown in figure 5. 
2.2 Complexity and accelerations 
The algorithm consists of two passes through the circuit. 
3xcept for fanout stems the number of operations at a 
lode is bounded by a constant. At fanout stems we have 
x) intersect sets which increase linearly with the circuit 
;ize C. Overall this leads to a quadrati4 worst-case com- 
Aexity, which can be reduced further. 
Figure 5: Determining the observability of fanout sicins * 
The path through g is sensitized. If the path through 
h is sensitized, ek, nk, N k l  and SF] are computcd 
the analogous way. 
As the sets S represent paths of linearly ordered nodcs ihc) 
can be organized as balanced trees such that chccking 
membership can be done in O(ln ISI). Moreover thc tra- 
deoff between the information obtained by this algorithm 
and its complexity can be controlled by an additional pa- 
rameter p which should limit the cardinality of the scis N. 
Whenever INF. gl U NF,  hll > p we dispense wiih fur- 
ther computations for k, and set NFI = SFI = 0 and nk = 
ek = 0. With this restriction the entire algorithm has 
complexity O(C e ln(C)). Furllicf improvements arc ob- 
tainable by an analysis of the circuit structure as used in 
exact fault simulation W a 8 8 ,  Schu881. E. g. if node k 
has a dominator d the computation can be acceleratcd [ 151. 
Suppose d is definitely not observable, then k is not ob- 
servable either. We set nk = 1, sk = 0, NE] = N[dl, and 
SFI = 0. 
Finally the principle of Parallel Pattem Single Fault Pro- 
pagation [4, 171 can be applied to all steps of the algo- 
rithm with the exception of the set operations. The rcsulii 
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10 be reported in section 4 are obrained by the approximate 
method and by an exact fault simulation both using the 
PPSFP priciple and a preprocessing task for determining 
dominators. 
3. Evaluation of large test sets 
n e  improvements of efficiency obtained by the approxi- 
mate method increase with the n u m b  of faults to be pro- 
cessed. If the fault list is reduced by fault dropping the ex- 
act simulation may become even faster. This section ad- 
dresses the problem of balancing the computational load 
between the approximate method and the exact fault simu- 
lation. A similar problem was dealt with in [71 where the 
best point for switching from random pattem simulation 
to deterministic test genemion was discussed. 
Using TEVA the fault coverage obtained by the test set T 
:= (ti, . . ., b) is determined in the following way: 
1) 
2) 
-
Set Fo := F and for all f E F set T(Q := 0 
For i = 1, ..., a: Set Fj := the set of faults in Fi-1 
detected by ti using TEWA. Set Fi := Fi-1 \Fi .If 
TEVA classifies fault fE Fi as not detectable by pat- 
tern ti (i. e. ndti) = 1) then ~ e t  T(r) := T(r) U (ti). 
3) Do exact fault simulation for all faults f E Fa with 
pattems from T\ T(Q . 
First we determine the expected number of pattems and the 
expected computational effort for detecting a fault by 
exact simulation, then the same values are determined for 
TEVA. Finally a switching criterion is established and the 
possible savings are quanMied. 
Let cs: Characteristic constant of the complexity of 
A 
A 
- -
- 
the exact fault simulation methd used. 
Number of test patterns to be evaluated. 
Let df, ef, nf and uf be the probability that ddt), e&), ndt) 
and udt), respectively, are true if t is a random pattern. 
The expected number of random pattems until detecting 
and dropping fault f is described by the formula 
(1) 
Some simple transformations yield 
C: Size of the circuit. 
a: 
E(Q = 2 i(1-ddi-1 - df. 
i= 1 
a 
The probability of not detecting a fault during simulation 
is (1 df)a, and a (1-df)a patterns are expected. Hence on 
the average 
1 - (1 -df)a 
4 (3) a(f) := E(f) + a( ldf)a  := 
simulation costs are 
(4) cs - C a ( 0 - c .  
For estimating the total effort for the combination of ap- 
proximate and exact fault simulation the following para- 
meters &re used 
ef : ' describes the quality of the pessimistic ap- 
fe F 
A 
df 
proximation of TEVA 
A 
nf : =&describes the quality of the optimistic ay- 
proximation of TEV A 
to be simulated 
af : (1-nf)a expected number of pattems T\  
- 
df : ~-nt df is the conditional detecting probability if a - 
pattem from T\  T(r) is simulated. 
the characteristic constant of the complexity of 
TEVA using parameter p. 
QQ): 
As the effect of fault dropping on the computational cficrt 
of TEVA is negligible step 2 leads to an worst cast cliort 
of order 
(9 CT(P) - a - ln(C) . c 
The probability of a fault not being detected in 
Step 2) is (1-q)a. Hence in step 3 we expect 3 SI- 
mulation time in the order of 
cs a'(f)C where 
fE F 
1 - (1- &)af 
;if 
a'Q = (1 - q)a 
Due to the power series of the exponential function \ve 
A 
estimate (l-efp = (l-&.df)a = ( l -dpf  a, and 
1- (1- df)a 
d f .  
a'(Q = (ld&f a (l-n"A1 - df)) 
1- (1- df)u 
, the 4 
The costs of simulating fault fare a(f) = 
costs of simulating fault f after TEVA are a'(f) which is 
only a fraction: 
(1- &(lad). 
The reSAis reported in section 4 show average valucs for 
&significantly larger than 0.5 and for ftf significantly 
larger than 0.9. Hence the fraction (6) is very small, its 
patterns have to be simulated for fault f, and the expected 
43 I 
exact size depends on the actual detectibility df, too. 
In general i.t is not useful to process all the patterns by 
TEVA as after reducing the fault list by fault dropping 
TEVA loses and exact simulation gains efficiency. The 
optimal switching point is determined as described in [7]. 
Assume after applying i patterns the subset F of faults is 
stil l  undetected by TEVA. Then the expectation value for 
1 each edt), f E P, is E(ef) = i+2 [7]. 
An estimation of the portion of faults not detectable by 
TEVA but by simulation is 1-e, where e := - I; ef is 
the average quality of TEVA. Hence by applying another 
pattern to TEVA we expect an increase of fault coverage 
of at least AT := (h- (1-e)lFl) i+2 , until kI > (1-g)IFl. 
By applying another pattern to exact simulation we expect 
an increase of fault coverage by 
A 
IF' feF 
A 1  
- - 1  I FI 
As := IF1 . E@) = IF1 - -E(ef) = 7. 
e(1+2) A 
The costs of fault coverage in time units determine the 
switching point Using formula (4) and (5). if 
then exact simulation becomes more efficient than TEVA. 
As As and AT are only estimations the switching point 
should not be precomputed statically but checked dynami- 
cally. If the expected gain AT in fault coverage is not rea- 
ched for several times, we should dispense with TEVA and 
switch to exact simulation. On the other hand, if the ac- 
tual increase AT in fault coverage exceeds we continue 
with TEVA. 
4. Experimental results 
The usefulness of the presented approach depends on the 
answers of two questions. First we have to examine if the 
estimated values are sufficiently precise, i. e. if the aver- 
age value of uf is small enough. Second we investigate 
whether the approximate technique is fast enough in order 
to achieve an improvement of performance for the combi- 
nation of exact and approximate simulation. It will be 
shown that both questions can be positively answered for 
the large combinational and sequential ISCAS-benchmark 
circuits [Brg185,89]. Only the combinational parts of the 
sequential circuits are used. 
In order to evaluate the average quality of the pessimistic 
and the optimistic approximation of TEVA, each circuit 
was simulated with a test set T of 6000 pattern by both 
techniques. For each pattern t we determined ddt), edt), 
ndt) and udt) := 1-e&) - ndt). The average quality of the 
pessimistic and the optimistic estimation is 
... 
-uftt> 
1 
The average degree of uncertainty is U := E . 
The values of d, e and n are computed the samc way. 
Table 2 contains these experimentally determined valucs, 
which demonstrates the quality of TEVA. . 
fe F 
The quality of the pessimistic approximation incrcascs 
with the circuit size and is for the six larger circuits on thc 
average 0.62. The average quality of the optimistic appro- 
ximation is 0.942. The quality of the approximate mcthod 
also depends on the circuit smcture, e.g. the quality of thc 
estimations for circuit C6288 is much worse than for llic 
other circuits. This circuit has a large portion of fanout 
stems, each of these fanout stems has dependent SLICCCS- 
sors. In contrast to this, the quality of the approxim:itions 
for S38584 is very high. This circuit has less fanout  
stems than S35932 and S38417. A lot of these fanout 
stems have only independent successors. 
Table 3 shows that the high quality estimations are obtai- 
ned faster than exact simulation can be performed, and that 
TEVA depends linearly on the circuit s k .  
'IEVA Sul l  
patterns 
The last column is the ratio of timesm and timCTEV1.\ 
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which increases with the circuit size. The preprocessing 
task is the same for both techniques, has to be performed 
only once and is not taken into account. All results of 
TEVA are obtained on a SPARC 1+ workstation using 
the parameter p = 5 .  
The complexity constants Cs and Cdp) are determined ex- 
perimentally using quadratical minimization techniques 
and we get Cs = 9.73 . 
Table 4 contains the fault coverage Fs where it is useful 
to switch from TEVA to exact simulation. as is the 
number of pattems simulated by TEVA before switching 
to exact simu1ation.Moreover it shows the time for the 
and Cy(5) = 1.02 . 
simulation and TEVA (simulating as pattems) 
TEVA requires computing times 1.5 through 5 times less 
than exact simulation in order to determine the detection 
of 52% through 81% of the detectable faults. Computing 
time is still saved if TEVA and exact simulation are com- 
bined. The results of simulating as pattems with TEVA 
and than simulating the following pattems with the exact 
simulator are shown in table 5. The combination of 
TEVA and exact simulation described in section 3 could 
not be examined because at the current stage of the imple- 
mentation of the exact fault simulator it is not possible to 
eliminate those pattems where nAt) = 1. In order to ex- 
ploit the additional information of the optimistic approxi- 
mation obtained by TEVA the exact simulator will be 
~ _ _  
Table 5: Fault coverages and computation time in CPU-s 
for the exact simulation and combining TEVA 
with simulation for 2as pattem 
Experimental results have demonstrated that the choice of 
the parameter p, which limits the cardinality of the sets N, 
has only small influence on the accuracy of the results. 
For all of the examined circuits the fault coverage is near- 
ly constant - independent of the value we assign to p. 
Since the parameter primarily influences the computation 
time and not the accuracy of the simulation results, the 
value 5 for j3 seems to be a good choice. 
Conclusion 
An efficient method for evaluating the fault coveragc ob- 
tained by large test sets has been presented. With nearly 
linear effort it is determined whether a certain pattem defi- 
nitely detects a fault or is unable to detect or whether no 
information is obtainable by this method. Only for the 
latter case exact simulation is required. Overall this lcads 
to a significant reduction of computing time. 
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